# 1 HEAT SINK FOR A PLANAR WAVEGUIDE SUBSTRATE

- 2 Applicants: Albert M. Benzoni and Mark D. Downie
- 3 RELATED APPLICATIONS
- 4 [0001] This application claims benefit of U.S. provisional App. No. 60/418,450 entitled
- 5 "Heat sink for a planar waveguide substrate" filed 10/15/2002 in the names of Albert M.
- 6 Benzoni and Mark D. Downie, said provisional application being hereby incorporated by
- 7 reference as if fully set forth herein.

### 1 BACKGROUND

- 2 [0002] The field of the present invention relates to planar waveguide substrates. In
- 3 particular, heat sinks are described herein for facilitating heat dissipation on such
- 4 substrates.
- 5 [0003] Planar optical waveguides are suitable for implementing a variety of optical
- 6 devices for use in telecommunications and other fields. In addition to the planar
- 7 waveguides, the planar waveguide substrate often also includes (by fabrication,
- 8 formation, and/or mounting thereon): alignment/support structures for placement of
- 9 optical devices on the substrate; V-grooves and/or other alignment/support structures
- 10 for positioning of optical fibers and/or fiber-optic tapers on the substrate; compensators,
- gratings, and/or other optical devices on the substrate; electrical contacts and/or traces
- 12 for enabling electronic access to active devices on the substrate; and/or other suitable
- 13 components.
- 14 [0004] Silicon is a common substrate material for implementing planar optical
- waveguides, for a variety of reasons discussed further hereinbelow. For many
- 16 examples of planar-waveguide-based optical devices, thermal conductivity of silicon
- 17 substrates (typically single-crystal silicon substrates) is adequate. However, in certain
- instances the thermal conductivity of a silicon planar waveguide substrate may not be
- 19 adequate for dissipating heat generated by devices and/or components on the
- 20 substrate. In particular, Fig. 1 illustrates an example of an optical device 110 (on a
- 21 device substrate 111 and including an external-transfer waveguide 112 in this example)
- 22 surface-mounted on a planar waveguide substrate 102 for optical coupling to a planar
- 23 waveguide 120 formed on the substrate. Active optical device 110 may be a laser or
- other optical source, an optical modulator, or other optical device or component that
- 25 generates heat in the course of its operation. Substrate 102 may often include a low-
- 26 index buffer layer 104 below waveguide 120. Alignment/support structures for
- 27 positioning device 110 on substrate 102 are omitted for clarity. Substrate 102 is
- 28 provided with an electrical trace and electrical contact 122 for establishing electrical
- continuity with corresponding contact 113 on device 110 after assembly (additional
- 30 traces and/or contacts may be provided on substrate 102, or additional electrical access

- may be provided directly to device 110). In many active devices, relatively large
- 2 amounts of heat may be generated in active regions of the optical device, particularly if
- 3 relatively large drive currents are required. A primary route for dissipation of this heat is
- 4 out into the substrate through the area of the electrical contact (indicated by the arrows
- 5 in Fig. 1). For a variety of reasons, including providing high electronic bandwidth and
- 6 conserving substrate area, the area of contact between the device and the substrate
- 7 through the contact often may be made as small as practicable. The small area for heat
- 8 dissipation and the moderate thermal conductivity of the silicon substrate may therefore
- 9 result in inadequate heat dissipation and potential overheating of the device. It is
- therefore desirable to provide a planar waveguide substrate, particularly a silicon planar
- 11 waveguide substrate, having enhanced thermal conductivity properties for dissipating
- 12 heat from surface-mounted optical devices.

#### 1 SUMMARY

- 2 [0005] A substrate includes a recessed area or pit formed on the substrate surface,
- 3 and heat sink material substantially filling the recessed area to form a heat sink. The
- 4 heat sink material has thermal conductivity greater than that of the substrate. The heat
- 5 sink may have a substantially flat surface substantially flush with the surface of the
- 6 substrate. Polishing may be employed for forming substantially flush substrate and heat
- 7 sink surfaces. The substrate may further include a planar optical waveguide formed on
- 8 the substrate and positioned so as to establish optical coupling with an optical device
- 9 mounted on the substrate in thermal contact with the heat sink. The substrate may
- 10 further include an electrical contact layer formed on the substrate and positioned so as
- to establish electrical continuity with an optical device mounted on the substrate in
- 12 thermal contact with the heat sink. The electrical contact may be positioned on the
- 13 surface of the heat sink and also provide thermal contact, and solder may be employed
- 14 for enhancing and securing electrical continuity and/or thermal contact with the device.
- 15 The substrate may further include a low-index optical buffer layer formed on its surface;
- the surface of the optical buffer layer may be substantially flush with the heat sink.
- 17 Materials for the substrate, buffer layer, and heat sink may include (but are not limited
- to): silicon, silica, and diamond, respectively.
- 19 [0006] Objects and advantages pertaining to a planar waveguide substrate with a heat
- 20 sink may become apparent upon referring to the disclosed exemplary embodiments as
- 21 illustrated in the drawings and set forth in the following written description and/or claims.

1

# BRIEF DESCRIPTION OF THE DRAWINGS

- 2 **[0007]** Fig. 1 is a side view of an optical device mounted on a planar waveguide substrate without a heat sink.
- [0008] Fig. 2 is a side view of an optical device mounted on a planar waveguide substrate with a heat sink according to the present invention.
- [0009] Figs. 3 and 4 are top and side views, respectively, of a process diagram for providing a planar waveguide substrate with a heat sink according to the present invention.
- 9 **[0010]** Fig. 5 is a side view of multiple optical devices mounted on a planar waveguide substrate with multiple heat sinks according to the present invention.
- 11 **[0011]** Fig. 6 illustrates wafer-scale processing of many heat sinks and planar waveguides on a single substrate according to the present invention.
- 13 [0012] It should be noted that the relative proportions of various structures shown in
- the Figures may be distorted to more clearly illustrate the present invention. Relative
- dimensions of various devices, waveguides, heat sinks, electrical contacts, and so forth
- may be distorted, both relative to each other as well as in their relative transverse
- 17 and/or longitudinal proportions. In many of the Figures the thicknesses of various layers
- 18 may be exaggerated for clarity.
- 19 [0013] The embodiments shown in the Figures are exemplary, and should not be
- 20 construed as limiting the scope of the present invention as disclosed and/or claimed
- 21 herein.

# 1 DETAILED DESCRIPTION OF PREFERRED AND ALTERNATIVE

## **2 EMBODIMENTS**

- 3 [0014] Fig. 2 shows an optical device mounted on a planar waveguide substrate with a
- 4 heat sink according to the present invention. A silicon substrate 202 is provided with an
- optical buffer layer 204 and a heat sink 206. A planar waveguide 220 is formed on
- substrate 202 (with optical buffer layer 204 therebetween). An electrical contact 222
- 7 (typically Ti-Pt-Au several hundred nm thick; other suitable materials or material
- 8 combinations may be equivalently employed) is formed on substrate 202 over portions
- 9 of the buffer layer 204 and the heat sink 206. Heat sink 206 comprises material of
- 10 greater thermal conductivity than substrate 202. An optical device 210 (on a device
- substrate 211 and including an external-transfer waveguide 212 in this example) is
- mounted on the planar waveguide substrate 202 (at least partially over heat sink 206)
- so as to establish electrical continuity with contact 222 (through device contact 213,
- 14 typically Ti-Pt-Au; other materials or material combinations may be equivalently
- employed), and so as to establish optical power transfer with planar waveguide 220
- 16 (through external-transfer waveguide 212). During fabrication of contact layer 222
- and/or 213, a layer of solder a few μm thick may be deposited thereon (not shown).
- 18 After mechanical assembly of device 210 onto waveguide substrate 202, solder re-flow
- may be employed for forming a mechanical bond between contacts 213/222, thereby
- 20 also securing and enhancing thermal conduction and electrical continuity therebetween.
- 21 Alternatively, thermo-compression bonding may be employed for securing together
- contacts 213/222. Heat generated within device 210 flows (as indicated by the arrows
- in Fig. 2) through contact 213, the solder, and a portion of the area of contact layer 222,
- 24 and spreads into heat sink 206 and thence into substrate 202. In contrast to the
- situation depicted in Fig. 1, in Fig. 2 heat flows from device 210 into the surface of heat
- sink 206 and more rapidly spreads into the volume of heat sink 206, due to its greater
- thermal conductivity. The surface area of the boundary between heat sink 206 and
- substrate 202 is substantially larger than the surface area of contact between device
- 29 210 and heat sink 206 (or the area of contact between device 110 and substrate 102 in
- 30 Fig. 1), so that heat may more rapidly spread away from device 210 in spite of the only
- 31 moderate conductivity of substrate 202. Heat sink 206 is provided on substrate 202

- with sufficiently intimate contact across the material boundary so as to enable adequate
- 2 heat flow across the boundary.
- 3 [0015] Figs. 3 and 4 illustrate an exemplary process for providing heat sink 206 in
- 4 planar waveguide substrate 202. A substrate 202 (single crystal silicon in this example;
- other substrate materials may be employed) is spatially selectively etched to provide a
- 6 recessed area or pit 208. The recessed area is formed in this example by a masked
- 7 wet etching process along crystallographic planes within the single crystal substrate.
- 8 The mask may be provided by oxidation of the silicon substrate to form a substantially
- 9 uniform mask layer 205 or deposition of a substantially uniform mask layer 205,
- followed by spatially selective removal of portions of the mask layer (i.e., spatially
- selective de-masking). The size and shape of the de-masked areas, the crystal
- 12 geometry, the etchant employed, and the etch time determine the final size and
- 13 geometry of pit 208. Once the pit or recessed area 208 has been etched, the mask
- layer 205 may be removed, and a layer 207 of heat sink material may be deposited on
- substrate 202 and pit 208. A diamond film provided by chemical vapor deposition
- 16 (CVD) is a suitable heat sink material. The deposition of the heat sink layer (i.e., the
- 17 diamond layer in this example) continues until pit 208 is sufficiently filled with heat sink
- material, typically when the heat sink layer thickness reaches or exceeds the depth of
- 19 recessed area 208. It may be desirable, before removing the mask layer 205, to treat
- the substrate 202 to facilitate deposition of the heat sink layer within pit 208, for
- 21 example, by nucleation enhancement using diamond powder. After the heat sink layer
- 22 207 is deposited, substrate 202 is polished, along with heat sink layer 207, to remove
- 23 most of the heat sink layer, leaving the portion within pit 208. The portion of the heat
- sink layer that remains within pit 208 after polishing becomes heat sink 206. Substrate
- 25 202 and heat sink 206 are polished to the required flatness for subsequent fabrication of
- 26 planar waveguides, electrical contacts, and other structures on the planar waveguide
- 27 substrate 202 with heat sink 206.
- 28 [0016] Once polished to the required flatness, planar waveguide substrate 202 with
- 29 heat sink 206 may be further processed if needed or desired. Exposed portions of
- 30 substrate 202 (surrounding heat sink 206) may be oxidized to a desired depth to form a
- 31 low-index optical buffer layer 204. One or more planar waveguides 220 and one or

- more electrical contacts/traces 222 may then be formed by any suitable spatially
- 2 selective processing techniques, along with one or more support/alignment structures
- 3 230 and/or other structures/components on substrate 202. Solder may be spatially-
- selectively deposited (not shown) for securing a device during subsequent assembly.
- 5 Heat sink 206 may be positioned very precisely relative to planar waveguide 220 and
- any other structures fabricated on substrate 202 by using any suitable spatially selective
- 7 material processing technique(s). Once assembled onto planar waveguide substrate
- 8 202 in contact with contact 222, optical device 210 may readily dissipate heat through
- 9 the area of contact with contact 222 into heat sink 206 and thence into substrate 202
- 10 (Fig. 2).
- 11 [0017] In an alternative processing scheme for a silicon substrate, an oxidized mask
- layer 205 (i.e., a silica mask layer) may be left on the substrate 202 (after etching pit
- 13 208) and the heat sink layer 207 deposited thereon. The substrate, mask, and heat sink
- may then be polished until the mask layer is reached. The remaining portion of the heat
- sink layer forms heat sink 206, while the remaining portion of the silica mask layer 205
- may then serve as buffer layer 204. Pre-oxidized substrate material may be readily
- obtained as the starting material, and the mask-removal and buffer layer-providing steps
- are eliminated, thereby reducing the steps required for fabricating the waveguide
- 19 substrate with a heat sink.
- 20 [0018] Contact between silicon substrate material and diamond heat sink material
- sufficiently intimate for enabling adequate heat flow therebetween may be enabled by
- 22 spatially selective etching of pit 208 along crystal planes of the substrate (resulting in a
- 23 nearly atomically smooth boundary surface) and chemical vapor deposition of the
- 24 diamond layer 208 (resulting in a dense layer substantially free of voids, either within
- 25 the layer or between the layer and the substrate). However, other combinations of
- 26 materials and/or processing techniques (including techniques not necessarily restricted
- 27 to crystal planes of the substrate) may be employed for providing an adequate degree
- of intimate contact for enabling adequate heat flow between the substrate and the heat
- 29 sink, while remaining within the scope of the present invention. While specific
- substrates (silicon), spatially selective processing techniques (wet etching), and heat
- 31 sink layer material and deposition (CVD-deposited diamond) have been shown in the

- 1 foregoing exemplary embodiment, the present invention is by no means restricted to
- 2 these materials and/or techniques. Any suitable planar waveguide substrate material
- may be employed (including but not limited to: silica waveguides on a silicon substrate
- with a silica optical buffer layer; silicon waveguides on a silicon substrate with a silica
- 5 buffer layer or on a silica substrate; and/or any of the other examples enumerated
- 6 hereinabove), and may be spatially selectively processed in any suitable way for
- 7 producing pits or recessed areas (including but not limited to exemplary processes
- 8 enumerated hereinabove). Any heat sink material may be employed provided that it:
- 9 possess thermal conductivity greater than that of the planar waveguide substrate
- material; may be deposited on the substrate material in sufficiently intimate contact
- therewith; and may be polished to a degree of surface flatness comparable to that
- achievable for the substrate. Examples of suitable materials may include but are not
- limited to: diamond, aluminum nitride, beryllium oxide, cubic boron nitride.
- 14 [0019] While the surface of the heat sink and the surface of the substrate (or an optical
- buffer layer thereon) are shown substantially flush in the exemplary embodiments, the
- present invention may also be implemented with these surfaces at differing heights. For
- 17 subsequent processing and/or assembly steps to be accurately performed, any
- difference in height should preferably be accurately known and accounted for. While
- 19 thermal contact in the exemplary embodiments is provided through the electrical contact
- 20 (typically soldered), in some circumstances it may be desirable to provide thermal
- 21 contact at a location separate from the electrical contact. Such alternative
- 22 configurations nevertheless fall within the scope of the present disclosure and/or
- 23 appended claims.
- 24 [0020] Multiple heat sinks according to the present invention may be provided on a
- 25 single planar waveguide substrate for dissipating heat from multiple individual optical
- devices mounted thereon to form a composite optical device of some sort. Fig. 5 shows
- 27 an example of a laser source 310 and a modulator 330 separately assembled onto a
- planar waveguide substrate 302 and optically coupled to planar optical waveguides 320
- and 321 (by transverse transfer of optical power with external transfer waveguides 312,
- 332, and 334 in this example). Electrical contacts 322 and 323 provide electrical
- 31 access for powering/controlling laser 310 and modulator 330, respectively. Heat sinks

- 1 306 and 307 are provided for dissipating heat produced by laser 310 and modulator
- 2 330, respectively. Heat sinks 306 and 307 may be positioned very precisely relative to
- 3 one another and relative to planar waveguides 320 and 321 and any other structures
- 4 fabricated on substrate 302 by using any suitable spatially selective material processing
- 5 technique(s). Spatially selective material processing techniques may also be
- 6 implemented on a wafer scale for providing many heat sinks 406 (dozens, hundreds,
- 7 perhaps thousands; Fig. 6) on a single wafer 402. After further wafer scale processing
- 8 to form other desired structures (including planar waveguides 420 and electrical
- 9 contacts 422 in this example), the planar waveguide substrate may be divided (along
- the dotted lines in Fig.6, for example) into device substrates, each having one or more
- heat sinks 406, one or more electrical contacts 422, one or more planar waveguides
- 12 420, and/or one or more other structures. Each device substrate may have assembled
- thereon one or more optical devices, in thermal contact with a heat sink 406, in
- electrical contact with contact 422, and/or optically coupled to a planar waveguide 420.
- 15 Such wafer scale processing for fabricating many device substrates (with heat sinks) on
- 16 a single wafer yields significant economies of manufacture.
- 17 [0021] For purposes of the foregoing written description and/or the appended claims,
- the term "optical waveguide" (or equivalently, "waveguide" or "transmission optical
- element") as employed herein shall denote a structure adapted for supporting one or
- 20 more optical modes. Such waveguides shall typically provide confinement of a
- 21 supported optical mode in two transverse dimensions while allowing propagation along
- 22 a longitudinal dimension. The transverse and longitudinal dimensions/directions shall
- 23 be defined locally for a curved waveguide; the absolute orientations of the transverse
- 24 and longitudinal dimensions may therefore vary along the length of a curvilinear
- waveguide, for example. Examples of optical waveguides may include, without being
- limited to, various types of optical fiber and various types of planar waveguides. The
- term "planar optical waveguide" (or equivalently, "planar waveguide") as employed
- 28 herein shall denote any optical waveguide that is formed on a substantially planar
- 29 substrate. The longitudinal dimension (i.e., the propagation dimension) shall be
- 30 considered substantially parallel to the substrate. A transverse dimension substantially
- parallel to the substrate may be referred to as a lateral or horizontal dimension, while a

- transverse dimension substantially perpendicular to the substrate may be referred to as
- a vertical dimension. Examples of such waveguides include ridge waveguides, buried
- 3 waveguides, semiconductor waveguides, other high-index waveguides ("high-index"
- being above about 2.5), silica-based waveguides, polymer waveguides, other low-index
- 5 waveguides ("low-index" being below about 2.5), core/clad type waveguides, multi-layer
- 6 reflector (MLR) waveguides, metal-clad waveguides, air-guided waveguides, vacuum-
- 7 guided waveguides, photonic crystal-based or photonic bandgap-based waveguides,
- 8 waveguides incorporating electro-optic (EO) and/or electro-absorptive (EA) materials,
- 9 waveguides incorporating non-linear-optical (NLO) materials, and myriad other
- examples not explicitly set forth herein which may nevertheless fall within the scope of
- the present disclosure and/or appended claims. Many suitable substrate materials may
- be employed, including semiconductor, crystalline, silica or silica-based, other glasses,
- ceramic, metal, and myriad other examples not explicitly set forth herein which may
- 14 nevertheless fall within the scope of the present disclosure and/or appended claims.
- 15 [0022] One exemplary type of planar optical waveguide that may be suitable for use
- with optical components disclosed herein is a so-called PLC waveguide (Planar
- 17 Lightwave Circuit). Such waveguides typically comprise silica or silica-based
- waveguides (often ridge or buried waveguides; other waveguide configuration may also
- 19 be employed) supported on a substantially planar silicon substrate (often with an
- 20 interposed silica or silica-based optical buffer layer). Sets of one or more such
- 21 waveguides may be referred to as planar waveguide circuits, optical integrated circuits,
- or opto-electronic integrated circuits. A PLC substrate with one or more PLC
- waveguides may be readily adapted for mounting one or more optical sources, lasers,
- 24 modulators, and/or other optical devices adapted for end-transfer of optical power with a
- 25 suitably adapted PLC waveguide. A PLC substrate with one or more PLC waveguides
- 26 may be readily adapted (according to the teachings of U.S. Patent Application Pub. No.
- 27 2003/0081902 and/or U.S. App. No. 60/466,799, for example) for mounting one or more
- optical sources, lasers, modulators, photodetectors, and/or other optical devices
- 29 adapted for transverse-transfer of optical power with a suitably adapted PLC waveguide
- 30 (mode-interference-coupled, or substantially adiabatic, transverse-transfer; also referred
- 31 to as transverse-coupling).

- 1 [0023] For purposes of the foregoing written description and/or appended claims,
- 2 "spatially-selective material processing techniques" shall encompass epitaxy, layer
- growth, lithography, photolithography, evaporative deposition, sputtering, vapor
- deposition, chemical vapor deposition, beam deposition, beam-assisted deposition, ion
- 5 beam deposition, ion-beam-assisted deposition, plasma-assisted deposition, wet
- etching, dry etching, ion etching (including reactive ion etching), ion milling, laser
- 7 machining, spin deposition, spray-on deposition, electrochemical plating or deposition,
- 8 electroless plating, photo-resists, UV curing and/or densification, micro-machining using
- 9 precision saws and/or other mechanical cutting/shaping tools, selective metallization
- and/or solder deposition, chemical-mechanical polishing for planarizing, any other
- suitable spatially-selective material processing techniques, combinations thereof, and/or
- 12 functional equivalents thereof. In particular, it should be noted that any step involving
- 13 "spatially-selectively providing" a layer or structure may involve either or both of:
- spatially-selective deposition and/or growth, or substantially uniform deposition and/or
- growth (over a given area) followed by spatially-selective removal. Any spatially-
- selective deposition, removal, or other process may be a so-called direct-write process,
- or may be a masked process. It should be noted that any "layer" referred to herein may
- 18 comprise a substantially homogeneous material layer, or may comprise an
- inhomogeneous set of one or more material sub-layers. Spatially-selective material
- 20 processing techniques may be implemented on a wafer scale for simultaneous
- 21 fabrication/processing of multiple structures on a common substrate wafer.
- 22 [0024] It should be noted that various components, elements, structures, and/or layers
- described herein as "secured to", "connected to", "mounted on", "deposited on", "formed
- on", "positioned on", etc., a substrate may make direct contact with the substrate
- 25 material, or may make contact with one or more other layer(s) and/or other intermediate
- structure(s) already present on the substrate, and may therefore be indirectly "secured
- 27 to", etc., the substrate.
- 28 [0025] While particular examples have been disclosed herein employing specific
- 29 materials and/or material combinations and having particular dimensions and
- configurations, it should be understood that other suitable materials and/or material

- 1 combinations may be employed in a range of dimensions and/or configurations while
- 2 remaining within the scope of inventive concepts disclosed and/or claimed herein.
- 3 [0026] It is intended that equivalents of the disclosed exemplary embodiments and
- 4 methods shall fall within the scope of the present disclosure and/or appended claims. It
- 5 is intended that the disclosed exemplary embodiments and methods, and equivalents
- 6 thereof, may be modified while remaining within the scope of the present disclosure
- 7 and/or appended claims.